The Case for Labeled von Neumann Architecture (LvNA)


Yungang Bao April, 2017



Institute of Computing Technology (ICT), Chinese Academy of Sciences (CAS)



We are in the Cloud Era




[1] L. Ravindranath et al., Timecard: Controlling User-Perceived Delays in Server-Based Mobile Applications, SOSP, 2013.

Datacenters: The Giant Game

- I claim there really are <u>almost no companies in the</u> world, just a handful, that are really investing in scaled public cloud infrastructure.
- We have something <u>over a million servers in our data</u> <u>center</u> infrastructure. Google is bigger than we are. Amazon is a little bit smaller. <u>... So the number of</u> <u>companies</u> that really understand the network topology, the data center construction, the server requirements to build this public cloud infrastructure <u>is very, very small</u>.


—Steve Ballmer, Microsoft's former CEO, 2013

Microsoft's 15B USD Bet



[1] L. Albert Greenberg, SDN for the Cloud, SIGCOMM Keynote, 2015.


Alibaba's 3B USD Datacenter



[1] "阿里绿色智能数据中心落户张北将成北方数据心脏", 阿里云资讯, 2016.

Utilization is LOW


- Survey of Gartner/McKinsey^[1,2]: 6%~12%
- Amazon AWS Average CPU Utilization^[3]: 7%~17%



[1] http://www.gartner.com/newsroom/id/1472714.

[2] J. M. Kaplan, W. Forrest, and N. Kindler. Revolutionizing data center energy efficiency. McKinsey & Company, 2008.[3] Huan Liu, A Measurement Study of Server Utilization in Public Clouds, 2011.


Sharing improves utilizations








Google's Solutions




Why not increase to 75%?



An example: Memcached

• CPU: 30% → 70%

Response time >10X , user experience





Challenges

• A Tradeoff between

Resource Utilization







Response Time is Money

Search
 Response time
 0.4s→0.9s

Google's Marissa Mayer: Speed wins

Summary: Marissa Mayer of Google gave a testimonial to speed. Her key insight for the crowd at the Web 2.

By Dan Farber for Between the Lines | November 9, 2006 -- 15:01 GMT (07:01 PST) Follow @ZDNet



Ad revenue
 reduces by 20%



Marissa Mayer of Google gave a testimonial to speed. Her key insight for the crowd at the Web 2.0 Summit is that "slow and steady doesn't win the race." Speed is a huge component and big market driver of Web 2.0, she said.

In testing out the user interface for Google search, Mayer said that with more results for a query, users were spending less time on the site. It turned out that the cause wasn't just the paradox of choice--paralyzed by too many choices--but the fact that a page with 10 results was half a second faster that the page with 30 results. So, Google set about making the page with more results faster, and the rest is history.


Google's Efforts in Software Stack

Borg, Linux Container, Cgroups, Backup Requests, Priority, Sync-back-tasks,

[1] J. Dean, L. Barroso, "The tail at scale", Communication of the ACM, Feb. 2013.
[2] J. Dean, "Achieving Rapid Response Times in Large Online Services", talk at Berkeley, 2012.
[3] Abhishek Verma et al., Large-scale cluster management at Google with Borg, EuroSys, 2015.


Long Tail Latency

• Average latency of most requests is 60-70ms, but the tail latency can be 1800ms (~30X)



D. Sites, "Datacenter Computers modern challenges in CPU design", Google Inc, Feb. 2015.

More Hardware Support Needed




Modern challenges in CPU design

- Isolating programs from each other on a shared server is hard
- As an industry, we do it poorly
 - Shared CPU scheduling
 - Shared caches
 - Shared network links
 - Shared disks

- More hardware support needed
- More innovation needed

von Neumann Bottleneck






John Backus


CPU-Memory Gap

- Memory Wall
- Increase memory hierarchy




Memory Hierarchy

• On-Core vs. Un-Core



Sharing -> Interference

Cache sharing causes performance degradation






Christine Wang. Intel® Xeon® Processor E5-2600 v3 Product Family Performance & Platform Solutions. 2014.

The sharing problem in Google

- **Dynamicity**: Different mixtures cause different performance degradation
- Poor QoS: Latency-critical workloads suffer from longer response time



Datacenter Applications

Management for Increased Utilization in Warehouse Scale Computer


Hard to Predict

Tens of millions of jobs co-run 12,000 servers in a month

Google Tens of million • Unpredictable short jobs

- Test-and-debug

• B's one-second burst cause A's five-min degradation






Intel Resource Director Technology

- In April 2016, Intel released Resource Director Technology (RDT) that support QoS
 - Cache Monitoring Technology (CMT)
 - Cache Allocation Technology (CAT) [HPCA'16]
 - Memory Bandwidth Monitoring(MBM)




NFV w/o CAT

- UC Berkeley's Experimental results of CAT for network function virtualization (NFV)
- w/o CAT : throughput degrades by 51%



NFV w/ CAT


 w/ CAT : Throughput degrades by <2% when dedicating two ways to a specific NF.



Contention is Everywhere


• HyperThread、LLC、DRAM、 Network etc.

websearch	5%	10%	15%	20%	25%	30%	35%	40 %	45%	50%	55%	60%	65 %	70%	75%	80%	85%	90%	95%
LLC (small)	134%	103%	96%	96%	109%	102%	100%	96%	96%	104%	99%	100%	101%	100%	104%	103%	104%	103%	99%
LLC (med)	152%	106%	99%	99%	116%	111%	109%	103%	105%	116%	109%	108%	107%	110%	123%	125%	114%	111%	101%
LLC (big)	>300%	>300%	States and States and States	>300%	>300%	>300%	And in case of the local division of the loc	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	264%	222%	123%	102%
DRAM	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	270%	228%	122%	103%
HyperThread	81%	109%	106%	106%	104%	113%	106%	114%	113%	105%	114%	117%	118%	119%	122%	136%	>300%	>300%	>300%
CPU power	190%	124%	110%	107%。	134%	115%	106%	108%	102%	114%	107%	105%	104%	101%	105%	100%	98%	99%	97%
Network	35%	35%	36%	36%	36%	36%	36%	379	37%	38%	39%	41%	44%	48%	51%	55%	58%	64%	95%
brain	158%	165%	157%	173%	160%	168%	180%	230%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%
ml_cluster	1102200			-	200012	7.622.629		10000000	00204200	1000000		10/2012	1200		1.000.000	1.0000.000	(1952-157		
	5%	10%	15%	20%	25%	30%	35%	40 %	45%	50%	55%	60%	65%	70%	75%	80%	85%	90%	95%
LLC (small)	101%	88%	99%	84%	91%	110%	96%	93%	100%	216%	117%	106%	119%	105%	182%	206%	109%	202%	203%
LLC (med)	98%	88%	102%	91%	112%	115%	105%	104%	111%	>300%	282%	212%	237%	220%	220%	212%	215%	205%	201%
LLC (big)	>300%	>300%	A DESCRIPTION OF THE OWNER.	>300%	And the second states of the s	>300%	>300%	>300%	>300%	>300%	>300%	>300%	A DESCRIPTION OF THE OWNER OF THE	>300%	276%	250%	223%	214%	206%
DRAM	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>300%	>800%	>300%	>3004	>300%	>800%	>300%	>300%	287% 130%	230% 259%	223% 262%	211%
HyperThread	113%		the second second		and the second second			A CONTRACTOR OF	111%	100 C 100 C 100 C	114%		89%		121%	Statement of the local division of the local	and the second second	and the second second	26299
CPU power Network	112%	101% 56%	97% 58%	89% 60%	91% 58%	86% 58%	89% 58%	90% 58%	89% 59%	92% 59%	91% 59%	90% 59%	8978 59%	89% 63%	90% 63%	92% 67%	94% 76%	97% 89%	106%
brain	151%	149%	174%	189%	193%	202%	209%	217%	225%	239%	>300%	>300%	279%	>300%	>300%	>300%	>300%	>300%	113% >300%
								- Charles							- Harrison				
memkeyval	5%	10%	15%	20%	25%	30%	35%	40 %	45%	50%	55%	60%	65%	70%	75%	80%	85%	90%	95%
LLC (small)	115%	88%	88%	91%	99%	101%	79%	919	97%	101%	135%	138%	14896	140%	1349	150%	114%	78%	70%
LLC (med)	209%	148%	159%	107%	2075	119%	96%	108%	117%	138%	170%	230%	182%	181%	167%	162%	14456	100%	104%
LLC (big)	>300%	>300%	>300%	>3000	>300%	>300%	States and the second second	>300%	>300%	>300%	>300%	>300%		280%	225%	222%	170%	79%	85%
DRAM	>300%	>300%	Contraction of the local division of the loc	Contraction of the local distance of the loc	and the second se	>300%		>300%	State of the local division of the local div	>300%	and the second second	>300%	And the second second	>300%	252%	234%	199%	103%	100%
HyperThread	26%	31%	32%	32%	325	32%	33%	356	39%	43%	48%	51%	56%	62%	81%	119%	116%	153%	>300%
CPU power	192%	277%	237%	294%	>300%	>300%		>300%	292%	224%	>300%	252%	227%	193%	163%	167%	1225	82%	123%
Network	27%	28%	28%	29%	29%	27%	>300%	>300%	>300%	>300%	>300%	>300%		>300%	>300%	>300%	>300%	>300%	100 C 100 C 100 C
brain	197%	232%	>300%	>300%	>300%	>300%	A REAL PROPERTY.	>300%	>300%	>300%	>300%	>300%	A DECEMBER OF THE OWNER OWNER OF THE OWNER OWNE	>300%	>300%	>300%	>300%	>300%	The second s



Labeled Networking

- Fine-grain : every packet has a label
- Semantic Gap : correlate labels with users' demand
- **Propagation** : propagate labels in a whole network
- DiffServ : process packets differentiately based on labels



Arch requires new interfaces

21st Century Computer Architecture


A community white paper

May 25, 2012

Crosscutting Interfaces

Current computer architectures define a set of interfaces that have evolved slowly for several decades. These interfaces—e.g., the Instruction Set Architecture and virtual memory—were defined when memory was at a premium, power was abundant, software infrastructures were limited, and there was little concern for security. Having stable interfaces has helped foster decades of evolutionary architectural innovations. We are now, however, at a technology crossroads, and these stable interfaces are a hindrance to many of the innovations discussed in this document.

Better Interfaces for High-Level Information. Current ISAs fail to provide an efficient means of capturing software-intent or conveying critical high-level information to the hardware. For example, they have no way of specifying when a program requires energy efficiency, robust security, or a desired Quality of Service (QoS) level. Instead, current hardware must try to glean some of this information on its own—such as instruction-level parallelism or repeated branch outcome sequences—at great energy expense. New higher-level interfaces are needed to encapsulate and convey programmer and compiler knowledge to the hardware, resulting in major efficiency gains and valuable new functionality.




New, high-level interfaces are required to convey programmer and compiler knowledge to the hardware.

21st Century Computer Architecture

Labeled Architecture?

The Computer as a Network


• Hardware components communicate via internal packets, e.g., PCIe packets, NoC packets, QPI packets






Labeled von Neumann Architecture (LvNA)

- Fine-grain : attach a label to each memory and I/O request
- **Semantic-Gap** : correlate labels with VM/Proc/Thread/Var
- **Propagation** : propagate labels in a whole machine
- Programmable label control logic (CL): : provide differentiated services based on different label-indexed rules




Bao and Wang, Labeled von Neumann Architecture for Software-Defined Cloud, Journal of Computer Science and Technology, 2017 Vol. 32 (2): 219-223.






Labeling + CP \rightarrow Priority Queues

PriQ can achieve both utilization and QoS






Monitoring & Interrupts

Ma et. al, Supporting Differentiated Services in Computers via <u>Programmable</u> <u>Architecture for Resourcing-on-Demand (PARD)</u>, *ASPLOS*, 2015


Challenges in Reconstruction




- 1. How to enforce labeling mechanism?
- 2. How to design control logics?
- 3. How to design programming interface?

Challenge #1


How to enable computer hardware to distinguish different applications?




Label Sources




Propagate Labels in Datapath




Propagate Labels in Datapath



How to User Labels




Challenge #2 How to design control logics for a diversity of hardware?




Control Logic (CL)

CL Design Choices



- Simple to implement, Fast
- Inflexible

Processor-based




loop:	
rbld	
rbrd r1, <r< td=""><td>eq-type offset></td></r<>	eq-type offset>
cmp r1, RE	QUEST
be .requ	Jest
cmp r1, RE	SPONSE
be .resp	onse
.dispatch:	
rbst	
b .loop	
.request:	
call encryp	t
b .dispa	tch
.response:	
call decryp	t
b. dispa	tch

- Support advanced functionalities
- Complicated, slow

Table-based CL Design

Three Tables + Programming Interface + Interrupt Line




- Three Control Table: Parameter / Statistics / Trigger
- A Programming Interface: Control Tables R/W
- A Interrupt Logic: Send Interrupt when trigger condition meet

Integrate into HW Components


Cache Controller

Memory Controller





Challenge #3 How to define/program resourcing-ondemand policy into hardware



Platform Resource Manager (PRM)


🖃 📂 /sys/cpa

🖻 左 cpa0


ident

type


- Augmented IPMI
- Connect all control logics (CLs)
- Run linux-based firmware




Access Control Logics




Trigger->Action



Implementation




- * available at http://github.com/fsg-ict/PARD-gem5
- + check http://github.com/fsg-ict/PARD-fpga





Case 1: Add address mapping into CLs

• The whole server is partitioned into several sub-macines



Bare Metal Virtualization w/o Hypervisor






Web application (non-virtualized)

Price-Performance			
Performance component	IBM SoftLayer	AWS	
Maximum requests per second (RPS)	21,765 RPS	16,079 RPS	
Average requests per second	3,628 RPS	2,680 RPS	
Cost per unit of work (RPS)	\$46/average RPS	\$119/average RPS	••••

Messaging (network-intensive)


Price-Performance			
Component	IBM SoftLayer	AWS EC2	
Total cost	\$128,112	\$225,179	
Messages per second (MPS)	70,925 MPS	51,995 MPS	
Cost per unit of work (MPS)	\$1.81/MPS	\$4.33/MPS	

Bare-metal beats virt. by up to 40%



AXI Master

CPU核与I/O控制平面设计



I/O Control Plane Design AXI4 request from CPU Interrupt to CPU (DSID =2, Intr = 3) **†** Offset DSID Phy. intr DSID Vir. intr /O control plane AXI4.aruser = 3 0x4000 3 5 2 3 AXI4.araddr = 0x60000000Phy intr NO. = 5AXI4.araddr = 0x60004000Device Device interrupt


PRM startup LDom#1

Bare-Metal Virtualization without Hypervisor


root@prm_core_bd:~# sh kszh 1 Download required files from server Connecting to 192.168.1.1 (192.168.1.1:80) u-boot-s.bin 100% ***********************************	LDom#1 w/ Ethernet
Connecting to 192,168,1,1 (192,168,1,1:80)	
314.ub 100% **********************************	IP: 192.168.1.124
Connecting to 192.168.1.1 (192.168.1.1:80) system-my-eth.dtb 100% ***********************************	
Configure KLoader for logic domain	******* 11114 0:00:00 ETA
copying uboot using CDMA	
1+1 records in	Creating /dev/flash/* device nodes random: dd urandom read with 1 bits of entropy available
1+1 records out	starting Basybox inet Daemon: inetd done.
copying kernel image using CDMA 40+1 records in	update-rc.d: /etc/init.d/run-postinsts exists during rc.d purge (continuing)
40+1 records out	Removing any system startup links for run postinsts
copying device tree file using CDMA	/etc/rcS.d/S99run-postinsts
0+1 records in 0+1 records out	INIT: Entering runlevel: 5 Configuring network interfaces net eth0: Promiscuous mode disabled.
startup ldom0	net eth0: Promiscuous mode disabled.
Run bootm 0x84000000 . 0x9000000 in uboot to startup system	net eth0: Promiscuous mode dis <mark>a</mark> bled.
root@prm core bd:~# ping 192.168.1.124	udhcpc (v1.22.1) started
PING 192.168.1.124 (192.168.1.124): 56 data bytes	Sending discover libphy: 48000000:01 - Link is Up - 1000/Full
64 bytes from 192.168.1.124: seq=0 ttl=64 time=5.598 ms 64 bytes from 192.168.1.124: seq=1 ttl=64 time=2.506 ms	Sending discover
64 bytes from 192.168.1.124: seq=1 ttl=64 time=2.578 ms	Sending select for 192.168.1.124 Lease of 192.168.1.124 obtained, lease time 600
64 bytes from 192.168.1.124: seq=3 ttl=64 time=2.534 ms	Lease of 192.168. <mark>1.124 obtained, le</mark> ase time 600
64 bytes from 192.168.1.124: seq=4 ttl=64 time=2.502 ms	/etc/udhcpc.d/50default: Adding DNS 8.8.8.8
	done.
LDom#2 w/ Ethernet, ip: 192.168.1.125	Built with PetaLinux v2014.4 (Yocto 1.7) fsg_mbcore_bd /dev/ttyUL0 fsg_mbcore_bd login: root Password: login[313]: root login on 'ttyUL0' root@fsg_mbcore_bd:~# ifconfig eth0 eth0 Link encap:Ethernet HWaddr 00:0A:35:00:A2:01 inet addr:192.168.1.124 Bcast:0.0.0.0 Mask:255.255.255.0
	UP BROADCAST RUNNING MTU:1500 Metric:1
download file from server	RX packets:13 errors:0 dropped:0 overruns:0 frame:0
	TX packets:6 errors:0 dropped:0 overruns:0 carrier:0
INIT: Entering runlevel: 5	collisions:0 txqueuelen:1000 RX bytes:2408 (2.3 KiB) TX bytes:1172 (1.1 KiB)
Configuring network interfaces net ethO: Promiscuous mode disabled.	10 bytes.2406 (2.5 Kib) 17 bytes.11/2 (1.1 Kib)
net eth0: Promiscuous mode disabled. net eth0: Promiscuous mode disabled.	root@fsg_mbcore_bd:~#
udhcpc (vl.22.1) started	
Sending discover libphy: 48000000:01 - Link is Up - 1000/Full	
Sending discover	
Sending select for 192.168.1.125	LDom#3 w/o Ethernet
Lease of 192.168.1.125 obtained, lease time 600 /etc/udhcpc.d/50default: Adding DNS 8.8.8.8	, , , , , , , , , , , , , , , , , , , ,
done.	check cpu&memory&kernel
Built with PetaLinux v2014.4 (Yocto 1.7) fsg_mbcore_bd /dev/ttyUL0 fsg_mbcore_bd login: root Password: login[313]: root login on 'ttyUL0' root@fsg_mbcore_bd:~# wget 192.168.1.1/yzh/test Connecting to 192.168.1.1 (192.168.1.1:80) random: nonblocking pool is initialized test 100% ***********************************	<pre>root@fsg_mbcore_bd:~# free total used free shared buffers Mem: 514044 15276 498768 0 0 -/+ bu 5*12MB n577em 0778, Linux-3.14.2 root@fsg_mbcore_bd:~# uname -a Linux fsg_mbcore_bd 3.14.2 #3 Tue Sep 8 09:54:18 CST 2015 microblaze GNU/Linux root@fsg_mbcore_bd:~#</pre>
1001010 <u>-</u> 001 1	

Case 2: Cache Partitioning

- 4 Ldoms: 1 X 429.mcf + 3 X Attacker
- Allocate different LLC capacities
- Perf. degradation: 7% vs. 48%



Improve Utilization w/o Loss of QoS CPU Utilization 4X • Memcached: Tail Latency <1.5ms




Labeled RISC-V

- Hardware more exploration
- Software better ecosystem
- Goal establish the labeled RISC-V branch




Hardware - LvNA

- Labeled von Neumann Architecture
 - Extend PARD to all resources



Hardware - LvNA


- Labeled von Neumann Architecture
 - Extend PARD to all resources



Application	
Schedule Framework	
Compiler	
Runtime Library	
Operating System	
Hypervisor	
Hardware	

Hypervisor - NoHype Finished

- Push the software hypervisor down to LvNA
 - Remove run-time overhead



NoHype Example

Partition #1

root@prm_core_bd:~# sh kszh 1

root@fsg_mbcore_bd:~#

Partition #3

Download required files from server	
Connecting to 192.168.1.1 (192.168.1.1:80) u-boot-s.bin 100% ***********************************	
	Creating /dev/itash/* device hodes
Connecting to 192.168.1.1 (192.168.1.1:80) 314.ub 100% ***********************************	random: dd urandom read with 1 bits of entropy available
	starting busybox thet baemon, thetd done.
Connecting to 192.168.1.1 (192.168.1.1:80) system-mv-eth.dtb 100% ***********************************	update-rc.d: /etc/init.d/run-postinsts exists during rc.d purge (continuing)
System-my-eth.atb 100% **********************************	removing any system startup triks for run-postinats
Configure KLoader for logic domain	/etc/rcS.d/S99run-postinsts
copying uboot using CDMA 1+1 records in	INIT: Entering runlevel: 5
1+1 records in 1+1 records out	Configuring network interfaces net eth0: Promiscuous mode disabled.
copying kernel image using CDMA	net ethO: Promiscuous mode disabled.
40+1 records in	net eth0: Promiscuous mode disabled.
40+1 records out	udhcpc (v1.22.1) started
copying device tree file using CDMA	Sending discover
0+1 records in	libphy: 48000000:01 - Link is Up - 1000/Full
0+1 records out	Sending discover. Sending select fo <mark>r</mark> 192.168.1.124
startup ldomO	Sending select for 192.168.1.124.
Run bootm 0x8400000 p 0x90000000 in ubq ot to startup system	Lease of 192.168.1.124 obtained, tease time 600
root@prm_core_bd:~# ping 192.168.1.124	/etc/udhcpc.d/50default: Adding DNS 8.8.8.8
PING 192.168.1.124 (192.168.1.124): 56 data bytes	done.
64 bytes from 192.168.1.124: seq=0 ttl=64 time=5.598 ms	
64 bytes from 192.168.1.124: seq=1 ttl=64 time=2.506 ms	Built with PetaLinux v2014.4 (Yocto 1.7) fsg_mbcore_bd /dev/ttyUL0
64 bytes from 192.168.1.124: seq=2 ttl=64 time=2.578 ms	fsg_mbcore_bd login: root
64 bytes from 192.168.1.124: seq=3 ttl=64 time=2.534 ms	Password:
64 bytes from 192.168.1.124: seq=4 ttl=64 time=2.502 ms	login[313]: root login on 'ttyULO'
	<pre>root@fsg_mbcore_bd:~# ifconfig eth0</pre>
-	eth0 Link encap:Ethernet Hwaddr 00:0A:35:00:A2:01
	inet addr:192.168.1.124 Bcast:0.0.0.0 Mask:255.255.255.0
	UP BROADCAST RUNNING MTU:1500 Metric:1
Linux-3.14.2	RX packets:13 errors:0 dropped:0 overruns:0 frame:0
Partition #2	TX packets:6 errors:0 dropped:0 overruns:0 carrier:0
	collisions:0 txqueuelen:1000
	RX bytes:2408 (2.3 KiB) TX bytes:1172 (1.1 KiB)
INIT: Entering runlevel: 5	
Configuring network interfaces net eth0: Promiscuous mode disabled.	root@fsg_mbcore_bd:~#
net eth0: Promiscuous mode disabled.	
net eth0: Promiscuous mode disabled.	
udhcpc (v1.22.1) started	
Sending discover	
libphy: 48000000:01 - Link is Up - 1000/Full	Partition #4
Sending discover Sending select for 192.168.1.125	
Lease of 192.168.1.125 obtained, lease time 600	
/etc/udhcpc.d/S0default: Adding DNS 8.8.8.8	
done.	root@fsg_mbcore_bd:~# free
done :	total used free shared buffers
Built with PetaLinux v2014.4 (Yocto 1.7) fsg_mbcore_bd /dev/ttyULO	Mem: 514044 15276 498768 0 0 -/+ buffers: 15276 498768
fsg mbcore bd login: root	-/+ buffers: 15276 498768 Swap: 0 0 0
Password:	root@fsg_mbcore_bd:~# uname -a
login[313]: root login on 'ttyULO'	Linux fsg mbcore bd 3.14.2 #3 Tue Sep 8 09:54:18 CST 2015 microblaze GNU/Linux
root@fsg_mbcore_bd:-#_waet_192.168.1.1/vzh/test	root@fsg_mbcore_bd:-#
Connecting to 192.168.1.1 (192.168.1.1:80)	
random: nonblocking pool is initialized	1
test 100% (***********************************	63

Operating System - Fine-grained labeling

Add fine-grained label as context resource

Finished


- Process
 - Process Process/container-level relative
 - Thread-level
- Address space
 - Function-level
 - Object-level
- Provide libraries
 - pthread create with dsid()
 - malloc with dsid()

dsid	start	end
1	0x8000	Oxffff
3	0x2000	0x27ff

labeling

 P_0

Address space relative labeling



Compiler - collect QoS info. from prog


Application

Schedule Framework

Compiler


Runtime Library


- Express QoS info. from source files
- Additional compilation results
 - Address space relative labeling info
 - Extra ELF sections for loader
 - Resource requirement
 - QoS desc. file for schedule framework



Sche. Framework - QoS resource schedule

- Expose QoS resources to schedule frameworks
 - Integrate QoS resources into OpenStack Finished






Open Problems

- **Theory** : How does LvNA impact on RAM, PRAM, LogP models?
- Hardware/Arch: How to implement LvNA at in CPU, memory, storage, networking?
- Programing Model and Compilers : How to express users' requirements and propagate to the hardware via labels? How to make compilers support labels?
- OS/Hypervisor : How to correlate labels with VMs, containers, processors, threads? How to abstract programming interfaces for labels?
- Distributed systems: : How to correlate labels with distributed resources?
 How to manage distributed systems with label mechanisms?
- Measurement/Audit : How to leverage labels to gauge and audit resource usages?


Summary




- **QoS:** extremely important for improving utilization
- LvNA: a model of software-defined architecture
- **PARD:** a proof of concept of LvNA

Thanks


Overhead of Control Logic






Memory Controller: 10.1%

LLC: 3.5%







Extra Delay Analysis

Memory Controller: CL

significantly reduces queuing delay of highpriority requests by **5.6X**



 Cache: CL's logic can be hidden in the pipeline of caches.



Cache CL: No Extra delay

 CL operations are hidden in the pipeline of a write Request

