# Architecting for Big Data Analytics: Think Dubai rather than Venice

Vijay Janapa Reddi

Visiting Research Scientist @ Google Associate Professor @ The University of Texas at Austin


Workshop on BigData Benchmarks, Performance, Optimization and Emerging Hardware March 24, 2018



This workshop, the ninth its series, focuses on architecture and system support for big data systems, aiming at bringing researchers and practitioners from data management, architecture, and systems research communities together to discuss the research issues at the intersection of these areas.




## Focus of My Talk





## Focus of My Talk





### What is Big Data Analytics?

Big data analytics is the application of varied techniques to very large and diverse data sets in order to uncover hidden patterns and produce meaningful insights.

Big data analytics deals with data sets **too large**, problems **too complex**, and patterns **too subtle** to be handled by conventional relational databases.



#### **Big Data Benchmarks**

There are ample big data-related benchmarks.

#### CloudSuite

What is it and why should computer architects care?

LinkBench

**YCSB** 

**DCBench** 

HiBench

TPCx-BB BigBench



#### **TPCx-BB Origin and Features**

Proposed at SIGMOD 2013, BigBench was developed with input from many industry partners.


























BigBench was standardized as TPCx-BB in 2014.



#### TPCx-BB (BigBench) is Uniquely Realistic





#### **BigBench Queries**

30 queries operate on collected data to extract useful information.

**Q01**: Find the top 100 products frequently purchased together.

**Q12**: Find customers who viewed certain categories online then made an in-store purchase in the same category.

**Q27**: Extract competitor product names from online reviews.





#### Coverage

BigBench data includes structured (e.g. customer demographics) data, semi-structured (e.g. web site click streams) data, and un-structured (e.g. online product reviews) data.

BigBench operates on the data using MapReduce, machine learning, user-defined functions, query language operations, and natural language processing.

Most queries take multiple steps, and many cover multiple data types and operation types.

#### Why Should We Study One More Benchmark?

It is essential to understand, emulate, and study industry perspectives in order to produce believable and relevant insights.

There is a **lot of heterogeneity in the applications**, something that has been oversimplified in past benchmarking efforts.

Thread-limited execution is still pervasive even in scale-out big data analytics and demands better scale-up performance.



#### Big Data Analytics is a Rich and Varied Field

X




Data Type

**Structured** 


Semi-Structured

**Un-Structured** 





#### **Experimental Setup**



### **BigBench Stages**

#### **Data Generation**

Creates the data used by the benchmark.

#### **Load Test**

Extracts/transforms/loads the data into a usable form.

#### **Power Test**

Runs each query sequentially to minimize latency.

#### Throughput Test


Runs multiple queries at once to maximize throughput.




Score



# Characterization: A Caution Against Oversimplification




Big Data Analytics applications are too varied to represent with just a few programs.



Only the front and back end-bound cycles are stable across queries.



## Focus of My Talk





# With the Promises of what Big Data Can Do, We Forget About What it Cannot Do

- Hadaan makaa raliahla saalahla distributad aamputing passibla

We see these claims about Hadoop scaling to thousands of machines and we have a tendency to think we don't need to worry about scale-up.

Apache Hadoop is a highly scalable storage platform designed to process very large data sets across hundreds to thousands of

In reality, scale-up performance is just as important in big data analytics as it has ever been.


because Hadoop spreads it out...You've got all of these processors, working in parallel, harnessed together.









#### Amdahl's Law is Alive and Kicking





Despite common wisdom that big data is perfect for scale-out, these applications show universal TLP shortcomings.





### **How Do We Design For This?**

Big data analytics already scales out. How can we get the performance to scale up?



#### Contrasting Scale-Out and Scale-Up

We measure the change in runtime as we scale resources:


- Number of cores
- Operating frequency

We report the **efficiency** of resource scaling.






#### **Scaling Efficiency**



Frequency scaling is more efficient than core scaling.

an.





#### **What About Turbo Boost?**

Turbo Boost uses slack in thermal and current margins to increase the operating frequency of CPUs.


The Turbo Boost ceiling is a function of the number of active cores. The fewer the cores, the higher the ceiling.

With so many halted cycles, Turbo Boost should be perfect for BigBench, right?


Not quite...



#### A Deeper Problem




The Turbo Boost ceiling does not increase until most cores are disabled.






#### **A Deeper Problem**




The Turbo Boost ceiling does not increase until most cores have been disabled.




#### A Deeper Problem...Compounded By Software







#### A Deeper Problem...Compounded By Software



Despite having very little TLP, nearly all the cores are kept busy most of the time.



#### **Double Whammy**

Hardware: Slack in thermal and current margins does not translate to a higher Turbo Boost ceiling until most cores

Hardware and software cooperatively prevent

Turbo Boost from ever exceeding its baseline ceiling.


**Software:** The abundant software threads are being scheduled onto virtually all available cores, whether they are actually needed or not.



### **Core Packing**

Core packing is a proposal for proactive enhancement of


Turbo Boost thr





#### Core Packing—Hardware Proposal


Allow for linear increase in Turbo Boost ceiling with the number of deactivated cores.





#### **Core Packing**


Proactively restrict the number of active cores to just meet the workload.






#### Core Packing — Simple Approximation

Q10 has such consistently low TLP, we can use it to approximate core packing behavior.





#### Core Packing — Better Approximation





Query 10 could finish in 416 seconds: a 13.5% speedup.

Furthermore, energy consumption decreases by 30%.

### **Core Packing — Complexity**

Most queries are far too complex to enable such simple core packing approximation.







#### **Analytical Model—Turbo Boost Frequency**

Assuming a linear increase in Turbo Boost ceiling for each deactivated core, at what frequency can each query run?

$$freq_{TB} = freq_0 + (1 - TLP) \cdot (freq_{Max} - freq_0)$$

freq<sub>0</sub> Base (current) frequency

(1 - TLP) Available slack in cores

 $(freq_{Max} - freq_0)$  Turbo Boost ceiling room




#### **Analytical Model—Packed Cores**

Given a potentially higher operating frequency, how much speedup can we expect?

$$speedup = \frac{\textit{freq}_{\textit{TB}} - \textit{freq}_{0}}{\textit{freq}_{0}} \cdot \textit{efficiency}_{\textit{freq}}$$

$$\frac{\mathit{freq}_{\mathit{TB}} - \mathit{freq}_{0}}{\mathit{freq}_{0}}$$


Fractional increase in frequency



Efficiency of frequency scaling



#### Analytical Model—Evaluation



Notably, Q10's modeled speedup of 15.1% is remarkably close to our predicted speedup of 13.5%.

# **Takeaways**

TPCx-BB (**BigBench**) is a new benchmark that strives to capture the realism and diversity of industry workloads.

Thread-level parallelism is not abundant in big data workloads as common wisdom would have us believe.

Need to explore new, more proactive solutions like Core Packing by digging deep into the individual queries.







#### Amdahl's Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench)

Daniel Richins† Tahrina Ahmed\* Russell Clapp\* Vijay Janapa Reddi†‡

<sup>†</sup>The University of Texas at Austin \*Stanford University \*Intel <sup>‡</sup>Google

#### ABSTRACT

Big data, specifically data analytics, is responsible for driving many of consumers' most common online activities, including shopping, web searches, and interactions on social media. In this paper, we present the first (micro)architectural investigation of a new industry-standard, open source benchmark suite directed at big data analytics applications-TPCx-BB (BigBench). Where previous work has usually studied benchmarks which oversimplify big data analytics, our study of BigBench reveals that there is immense diversity among applications, owing to their varied data types, computational paradigms, and analyses. In our analysis, we also make an important discovery generally restricting processor performance in big data. Contrary to conventional wisdom that big data applications lend themselves naturally to parallelism, we discover that they lack sufficient thread-level parallelism (TLP) to fully utilize all cores. In other words, they are constrained by Amdahl's law. While TLP may be limited by various factors, ultimately we find that single-thread performance is as relevant in scale-out workloads as it is in more classical applications. To this end we present core packing: a software and hardware solution that could provide as much as 20% execution speedup for some big data analytics applications.

#### I. INTRODUCTION

Big data analytics is the application of advanced analytic techniques to large, diverse structured and un-structured data. It empowers users with a granular perspective of complex business operations and customer habits that rarely find their way into traditional data warehouses or standardized reports. Using techniques such as predictive analytics, data mining, statistics, machine learning, and natural language processing, big data analytics enables its users to understand the current state of the business and track complex and continuously evolving behavior such as end-user customer traits.

From an industry perspective, big data analytics has been oversimplified. Much previous research has been conducted into big data [1,2,3,4,5,6,7], but this has often taken a broad approach, covering not only data analytics but also media streaming, social networking, real-time services, etc. Often, data analytics is reduced to simple, sample applications intended as demonstrations rather than benchmarks. While not wholly without value, these micro-benchmarks are ultimately not representative of industry. To merit serious study, an analytics benchmark should be characterized by (1) realism, the use of applications that are representative of real-world

applications, including complexity and size; (2) comprehensiveness, or a thorough exercise of functionalities; and (3) usability, which ensures reproducibility of studies.

In this work, we study TPCx-BB, which distinguishes itself as a comprehensive data analytics benchmark, representative of industry workloads, designed to be eminently usable. TPCx-BB (hereafter "BigBench") is a recent industrystandard workload developed through collaboration from multiple industry partners. BigBench is especially attractive because it simulates a real-world scenario: a modern retailer with both an online and physical store presence which collects a wealth of data about its customers, competitors, stores, and online reputation. It seeks, through 30 data analytics "queries," to use this data for economic gain. Each query operates on a subset of the data in a unique way: Q01, for example, identifies the top products sold together in given stores (structured data), while Q28 classifies product review sentiment (positive or negative) based on the textual customer reviews (un-structured data) that are logged into the database.


We perform the first comprehensive characterization of BigBench. We analyze BigBench from two key perspectives. First, we undertake a (micro)architectural study of its execution on an enterprise-level cluster. Compared to prior work, which often tend to use only a handful of (micro) benchmarks, the 30 component queries show diverse behavior that is masked when they are considered in aggregate. This diversity arises from exercising different Hadoop and Spark capabilities such as MapReduce, machine learning, natural language processing, pure query language queries, and others in various combinations on structured, semi-structured, and un-structured data. Each BigBench query is a complete application, executing multiple operations on various sources of data to produce unique and insightful takeaways. As a result, we see that some queries show great computational diversity (Q02, Q09, and Q28), while others show great memory (Q06 and Q19) or I/O diversity (Q05 and Q16). It is impossible to capture these extremes with only a handful of benchmarks.

Second, we analyze the parallelism characteristics of Big-Bench to reveal a startling dearth of thread-level parallelism (TLP), in stark contrast to widely held assumptions regarding big data's scale-out potential. The lack of TLP arises from various sources, but its effect is always the same: cores are being left unused by big data. This suggests that relying solely on scale-out resources is insufficient; systems must also be designed to actively monitor TLP and take proactive measures to boost single-thread performance as necessary.






# Focus of My Talk







# **Workload Evolution**





## **Workload Evolution**





# **Studying Scale-Out Workloads**

Three fundamental requirements

Transparency

Instrumentation

Full-System



# The property that program analysis Trahaparency effect on program environment and execution



The ability for a user
Instrumetratibitrary tools
for program analysis
using a dedicated API



# The ability to study the Full-Stistem stack from BIOS to user space



# Intel SAE an x86 emulator for dynamically instrumenting scale-out workloads across the entire software stack



# A technique that inserts extra code into a program to collect runtime information

# Source Instrumentation tation?

```
int bar(int foo) {
   bar entry();
  int res = foo + 2;
    bar exit();
  return res;
int main() {
    main entry();
  int foo = 0;
  int t = bar(foo);
    main exit();
  return 0;
```

#### Binary Instrumentation

```
110010010000110001000110
call bar entry
001000101101010010111000
111010000101010101011001
100101011010010100101001
000001010000101100011101
101000110000010111011000
010111110101010011111011
010001110110101001100000
010010111100010101101010
001001011101000100010101
111111110010010101011001
call bar exit
001001110100010110100011
010100010101001010010011
```

# Obviates need for recompiling or relinking Why use Binary Instrumentation? Enables instrumentation of existing binaries




# **Dynamic Binary Instrumentation**

Instrumentation intercoepts ode at rul time application execution

Handle dynamically nerated code

Attach to running process





# How is Binary Instrumentation Used?

**Trace Generation** 

**Architectural Structure Modeling** 

**Fault Tolerance Studies** 

**Emulating New Instructions** 

Call Graph Generation

**Memory Leak Detection** 


**Thread Profiling** 

Race Detection



# **How is Binary Instrumentation Used?**

SIGN IN



## **SAE Overview**

Operates in Simics virtual environment





Tools operate in context of CPU, not OS



Tools exist outside of guest environment




Acts as a software CPU



## **SAE Overview**

Operates in Simics virtual environment





Tools operate in context of CPU, not OS



Tools exist outside of guest environment



Acts as a software CPU



## **SAE Overview**

000






SAE offers powerful Instrumentation API




SAE maintains perfect Transparency





# **SAE Components**





```
#include "ztool-api.h"
static ztool_handle_t zhandle;
extern "C" void ztool_init(ztool_init_handle_t handle) {
   zhandle = ztool_init_get_tool_handle(handle);
}
```



```
#include "ztool-api.h"
static ztool handle t zhandle;
extern "C" void ztool init(ztool init handle t handle) {
  zhandle = ztool init get tool handle(handle);
    ztool instruction exe desc t desc;
    desc.fn = count inst;
    desc.when = ZTOOL INSTRUCTION WHEN BEFORE;
    desc.data = NULL;
    desc.order = ZTOOL CB ORDER DEFAULT;
    desc.config key = ztool init get default config key(handle);
    ztool instruction exe register cb(&desc);
```



```
#include "ztool-api.h"
long unsigned icount = 0;
void count inst(ztool state handle t shandle, void *data) {
  icount++;
static ztool handle t zhandle;
extern "C" void ztool init(ztool init handle t handle) {
  zhandle = ztool init get tool handle(handle);
    ztool instruction exe desc t desc;
    desc.when = ZTOOL INSTRUCTION WHEN BEFORE;
    desc.fn = count inst;
    desc.data = NULL;
    desc.order = ZTOOL CB ORDER DEFAULT;
    desc.config_key = ztool_init_get_default_config_key(handle);
```

```
#include "ztool-api.h"
long unsigned icount = 0;
void fini(ztool fini handle t fhandle, void *data) {
  std::cout << "Inst count: " << icount << std::endl;</pre>
static ztool handle t zhandle;
extern "C" void ztool init(ztool init handle t handle) {
    ztool fini desc t desc;
    desc.fn = fini;
    desc.data = NULL;
    desc.order = ZTOO1 CB DEFAULT ORDER;
    desc.config key = ztool init get default config key(handle);
    ztool fini register cb(&desc);
```

# Instrumentation Engine CPU-Level Events

Configuration events

Per event data

Tool loaded Instruction/basic-block discovery (caching)

Dynamic reconfiguration



#### Run-time events

Architectural state (registers, memory, active core) + per event data

All instructions

By instruction format

By opcode + address

Memory access

By instruction

By interrupt/exception/ page-walk Stata ahanaa

Interrupt (asynchronous)

Exception (synchronous)

Architecturalevents

(e.g. ring transition, cr3 modification, machine mode modification)

#### Finalization events

Per event data

Tool unloaded

Simulation termination

Instruction deletion (un-caching)



# **Supporting Multi-Core**

```
#include "ztool-api.h"
long unsigned *mc_icount = NULL;
void fini(ztool_fini_handle_t fhandle, void *data) {...}
void count_inst(ztool_state_handle_t shandle, void *data) {...}

extern "C" void ztool_init(ztool_init_handle_t handle) {
   int num_cores = ztool_init_get_core_count(handle);
   mc_icount = new long unsigned[num_cores];
   { ... }
   { ... }
}
```



# **Supporting Multi-Core**

```
#include "ztool-api.h"
long unsigned *mc icount = NULL;
void fini(ztool fini handle t fhandle, void *data) {...}
void count inst(ztool state handle t shandle, void *data) {
  unsigned core = ztool state get core num(shandle);
 mc icount[core]++;
extern "C" void ztool init(ztool init handle t handle) {
  int num cores = ztool init get core count(handle);
 mc icount = new long unsigned[num cores];
  { ... }
```





ztool\_init() is called by each system's thread




```
static ztool_system_data_key_handle_t ms_key;
struct system data t {
    ztool handle t zhandle;
    unsigned core count;
    long unsigned *mc icount;
};
extern "C" void ztool init(ztool init handle t handle) {
  ztool handle t zhandle = ztool init get tool handle(handle);
  system data t *sdata = new system data t();
 sdata->zhandle = zhandle;
 sdata->core count = ztool init get core count(handle);
 sdata->mc icount = new long unsigned[sdata->core count];
 ztool system alloc data key(zhandle, &ms key);
  ztool system set data(zhandle, ms key, sdata);
  {...}
  {...}
```

```
struct system data t {
    ztool_handle_t zhandle;
    unsigned core count;
    long unsigned *mc icount;
};
void count inst(ztool state handle t shandle, void *data) {
  system data t *sdata = reinterpret cast<system data t*>(
    ztool state get system data(shandle, ms key));
  unsigned core num = ztool state get core num(shandle);
  sdata->mc icount[core num]++;
```



```
#include <pthread.h>
static pthread_mutex_t print_mutex =
         PTHREAD_MUTEX_INITIALIZER;
...
void fini(ztool_fini_handle_t fhandle, void *data) {
    system_data_t *sdata = reinterpret_cast<system_data_t*>(
```

# Like any multi-threaded program, ensuring thread safety is paramount



### **Other SAE Power Features**


**OS** Awareness

**Dynamic Reconfiguration** 

**CPU Modification & ISA Extensions** 

Networking






As a convenience to users, SAE provides OS-aware APIs

Currently only available for Linux


Implemented as ztools, so OS experts can extend OS awareness to additional platforms




# Instrumentation Engine OS-Level Events











```
#include "ztool-api.h"
extern "C" void ztool init(ztool init handle t handle) {
    ztool os staged event desc t desc;
    desc.os event = ZTOOL OS STAGED EVENT TASK SWITCH;
    desc.when = ZTOOL OS WHEN AFTER;
    desc.fn = task switch;
    desc.data = NULL;
    desc.order = ZTOOL CB ORDER DEFAULT;
    desc.config key = ztool init get default config key(handle);
    desc.zhandle = ztool init get tool handle(handle);
    ztool os staged event register cb(&desc);
```




```
#include "ztool-api.h"
static void task switch(ztool os staged event handle t evhandle,
    void* data) {
  ztool os task handle t task =
      ztool os get current task(evhandle.oshandle);
  int pid = ztool os task get pid(current task);
  int tid = ztool os task get tid(current task);
  static char name[16];
  ztool os task get name(current task, name, sizeof(name));
  cout << setw(16) << left << name << " pid=" <<</pre>
      setw(5) << pid << " tid=" << setw(5) << tid << endl;</pre>
extern "C" void ztool init(ztool init handle t handle) {
  {...}
```



calculix	pid=1322	tid=1322
swapper	pid=0	tid=0
kblockd/1	pid=29	tid=29
calculix	pid=1322	tid=1322
swapper	pid=0	tid=0
kblockd/1	pid=29	tid=29
calculix	pid=1322	tid=1322
swapper	pid=0	tid=0
kblockd/1	pid=29	tid=29
calculix	pid=1322	tid=1322
swapper	pid=0	tid=0
kblockd/1	pid=29	tid=29
calculix	pid=1322	tid=1322
swapper	pid=0	tid=0
kblockd/1	pid=29	tid=29
calculix	pid=1322	tid=1322
swapper	pid=0	tid=0
kblockd/1	pid=29	tid=29
calculix	pid=1322	tid=1322
swapper	pid=0	tid=0

# **Meeting the Requirements**





#### Simulation and Analysis Engine for Scale-Out Workloads

Nadav Chachmon: Magnus Christensson: Daniel Richins<sup>1</sup> Wenzhi Cui<sup>1</sup> Robert Cohn: Vijay Janapa Reddi:

Intel Corporation

The University of Texas at Austin

#### ABSTRACT

We introduce a system-level Simulation and Analysis Engine (SAE) framework based on dynamic binary instrumentation for fine-grained and customizable instruction-level introspection of everything that executes on the processor. SAE can instrument the BIOS, kernel, drivers, and user processes. It can also instrument multiple systems simultaneously using a single instrumentation interface, which is essential for studying scale-out applications. SAE is an x86 instruction set simulator designed specifically to enable rapid prototyping, evaluation, and validation of architectural extensions and program analysis tools using its flexible APIs. It is fast enough to execute full platform workloads—a modern operating system can boot in a few minutes-thus enabling research, evaluation, and validation of complex functionalities related to multicore configurations, virtualization, security, and more. To reach high speeds, SAE couples tightly with a virtual platform and employs both a just-in-time (JIT) compiler that helps simulate simple instructions efficiently and a fast interpreter for simulating new or complex instructions. We describe SAE's architecture and instrumentation engine design and show the framework's usefulness for single- and multi-system architectural and program analysis studies.

#### CCS Concepts

Computing methodologies → Simulation environments; Simulation tools; Interactive simulation;

#### Keywords

Analysis, instrumentation, transparency, full-system, scaleout, big data, JIT, multicore, multisystem

SAE website: https://software.intel.com/en-us/intel-sae-sdk

This research was funded by the U.S. Government. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the U.S. Government.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

ICS '16, May 29-June 02, 2016, Istanbul, Turkey
© 2016 ACM. ISBN 978-1-4503-4361-9/1605...\$15.00
D0t: http://dx.doi.org/10.1145/2925426.2926293

#### 1. INTRODUCTION


The landscape of computing continues to evolve rapidly as do the workloads. Computing workloads have evolved from being simply single- or multithreaded to running across distributed systems, mostly driven by large-scale programming frameworks, such as Spark and Hadoop, that support scale-out applications and analytics. With the emergence and proliferation of these workloads, there is a need for new and robust instrumentation tools that can facilitate deep program introspection without compromising transparency. Characterizing and analyzing scale-out workloads has been challenging, if not impossible, due to the lack of industrystrength tools that can enable fine-grained, transparent program introspection both within and across nodes.

We identify three fundamental requirements for tools to study scale-out workloads. (1) Instrumentation: Researchers must be able to build a centralized and comprehensive view of distributed execution. This requires that they be able to write arbitrary tools and control them from a centralized interface. (2) Full-system: Datacenter workloads rely on kernel services and inter-process interactions. A tool to study these workloads must capture everything that executes on a processor, both in kernel- and user-space and across processes and nodes. (3) Transparency: In a scale-out workload, the instrumentation tool must be transparent not only to the process under study, but also to its interactions with the rest of the system and the rest of the network. A single instrumented system running slower than the rest of the nodes, for example, could compromise transparency because the node interactions would be altered by the changed speed.

We introduce the Intel Simulation and Analysis Engine (SAE)—a system-level dynamic binary instrumentation engine that meets all three requirements. (1) SAE supports fine-grained distributed workload instrumentation with a simple API to create arbitrary analysis tools. It instruments all systems from a single interface, enabling a coherent view of distributed execution. (2) At its heart, SAE is a processor model that simulates instruction execution in the context of a full or distributed system. Hence, it is not limited to userspace exploration, instead capturing literally all activity on a CPU, including even kernel, driver, and BIOS operations. (3) SAE is unique in being built atop a mature virtual system platform: Wind River Simics. Consequently, SAE resides entirely in the host machine's space: it uses none of the virtual machines' memory space, nor does it change the progress of time within a virtual machine. And because all the systems are controlled from within SAE, there is no relative slowdown between any two machines.



# **In Summary**



Growing need for academia and industry to collaborate with one another





Big data requires a **holistic** view.



# Acknowledgments

**Daniel Richins** 

Wenzhi Cui

Nadav Chachmon

Magnus Christensson

Tahrina Ahmed

Russell Capp

Robert Cohn

Bhaskar Gowda

Intel SAE team

Intel BigBench team



# **Thank You!**

